

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/811,351	03/26/2004	Yoon-ho Son	5649-1253	1560
20792 75	90 11/29/2005		EXAMINER	
MYERS BIGE	EL SIBLEY & SAJO	SARKAR, ASOK K		
PO BOX 37428				
RALEIGH, NC 27627			ART UNIT	PAPER NUMBER
ŕ			2891	

DATE MAILED: 11/29/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)	
Office Action Summary		10/811,351	SON ET AL.	
		Examiner	Art Unit	
		Asok K. Sarkar	2891	
Period fo	The MAILING DATE of this communication or Reply	on appears on the cover sheet w	ith the correspondence address -	-
WHIC - Exte after - If NC - Failu Any	IORTENED STATUTORY PERIOD FOR R CHEVER IS LONGER, FROM THE MAILIN ensions of time may be available under the provisions of 37 C r SIX (6) MONTHS from the mailing date of this communicati O period for reply is specified above, the maximum statutory ure to reply within the set or extended period for reply will, by reply received by the Office later than three months after the ned patent term adjustment. See 37 CFR 1.704(b).	NG DATE OF THIS COMMUNICER 1.136(a). In no event, however, may a sion. period will apply and will expire SIX (6) MONO statute, cause the application to become Al	CATION. reply be timely filed NTHS from the mailing date of this communication BANDONED (35 U.S.C. § 133).	
Status				
1)⊠	Responsive to communication(s) filed on	09 November 2005.		
•	•	This action is non-final.		
3)	Since this application is in condition for all			s is
	closed in accordance with the practice un	nder <i>Ex parte Quayle</i> , 1935 C.D). 11, 453 O.G. 213.	
Disposit	tion of Claims			
4)⊠	Claim(s) 1-16 is/are pending in the applic	ation.	•	
	4a) Of the above claim(s) is/are with	thdrawn from consideration.		
5)⊠	Claim(s) 10-16 is/are allowed.			
	Claim(s) <u>1-8</u> is/are rejected.			
• —	Claim(s) 9 is/are objected to.			
8)[_]	Claim(s) are subject to restriction	and/or election requirement.		,
Applicat	tion Papers			/
9)[The specification is objected to by the Exa	aminer.		
10)⊠	The drawing(s) filed on 26 March 2004 is/	/are: a)⊠ accepted or b)□ ob	jected to by the Examiner.	
	Applicant may not request that any objection	to the drawing(s) be held in abeya	nce. See 37 CFR 1.85(a).	
	Replacement drawing sheet(s) including the c	· · · · · · · · · · · · · · · · · · ·		
11)	The oath or declaration is objected to by t	the Examiner. Note the attache	d Office Action or form PTO-152	2.
Priority	under 35 U.S.C. § 119			
	Acknowledgment is made of a claim for for All b Some * c None of: 1. Certified copies of the priority docu	uments have been received.		
	3. Copies of the certified copies of the			:
	application from the International E			
* ;	See the attached detailed Office action for	a list of the certified copies not	received.	
Attachmei	nt(s)			
1) 🛛 Noti	ice of References Cited (PTO-892)		Summary (PTO-413)	
3) 🔯 Info	ice of Draftsperson's Patent Drawing Review (PTO-94 mation Disclosure Statement(s) (PTO-1449 or PTO/9 er No(s)/Mail Date 3/04 and 5/05.	· · · · · · · · · · · · · · · · · · ·	(s)/Mail Date Informal Patent Application (PTO-152)	

Application/Control Number: 10/811,351 Page 2

Art Unit: 2891

DETAILED ACTION

Election/Restrictions

 Applicant's election of clams 1 – 16 in the reply filed on November 9, 2009 is acknowledged.

Claim Objections

2. Claim 1 is objected to because of the following informalities: In line 4, the word "pluralicty" should be changed to plurality. Appropriate correction is required.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:
 - 1. Determining the scope and contents of the prior art.
 - 2. Ascertaining the differences between the prior art and the claims at issue.
 - 3. Resolving the level of ordinary skill in the pertinent art.
 - 4. Considering objective evidence present in the application indicating obviousness or nonobviousness.
- 5. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation

under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

6. Claims 1 – 8 are rejected under 35 U.S.C. 103(a) as being unpatentable over Moise, US 2003/0030084 in view of Kelleher, US 6,069,081.

Regarding claim 1, Moise teaches a method of forming a ferroelectric memory device comprising:

polishing an insulating layer 70 on a plurality of ferroelectric capacitors 51 and 52 to reduce a height of the insulating layer 70 above a surface of the plurality of ferroelectric to expose a polishing stop layer 72 on the surface of the plurality of ferroelectric capacitors with reference to Figs. 7A and 7B in paragraph 70.

Moise <u>fails</u> to teach polishing with a silica slurry to reduce a height of the insulating layer so that the surface remains covered by a portion of the insulating layer and polishing the insulating layer further with a ceria slurry to further reduce the height of the insulating layer and expose a polishing stop layer.

Kelleher teaches polishing with a silica slurry to reduce a height of the insulating layer so that the surface remains covered by a portion of the insulating layer and polishing the insulating layer further with a ceria slurry to further reduce the height of the insulating layer and expose a polishing stop layer in column 2, lines 18 – 67 with reference to Figs 1 – 5 for the benefit of planarizing the dielectric layer consisting of

Art Unit: 2891

topographical variations due to covering of smaller line dimensions in column 1, lines 39 – 62.

Therefore, it would have been obvious to one with ordinary skill in the art at the time of the invention to modify Moise and polish the insulating layer first with a silica slurry to reduce a height of the insulating layer so that the surface remains covered by a portion of the insulating layer and then polishing the insulating layer further with a ceria slurry to further reduce the height of the insulating layer and expose a polishing stop layer for the benefit of planarizing the dielectric layer consisting of topographical variations due to covering of smaller line dimensions as taught by Kelleher in column 1, lines 39 – 62.

Regarding claim 2, Moise teaches removing the polishing stop layer to expose an upper electrode of the plurality of ferroelectric capacitors with reference to Figs 1 and 2, but fails to teach removing with an etch-back process using RF sputtering.

However, it would have been obvious to one with ordinary skill in the art at the time of the invention to remove the polishing stop layer with an etch – back process using RF sputtering for the benefit of using a low temperature and dry process without harming the electrode or the ferroelectric layer of the capacitors.

Regarding claim 3, Kelleher teaches polishing the insulating layer with a ceria slurry comprises polishing the insulating layer with the ceria slurry at a faster rate than polishing the insulating layer with the silica slurry in column 1, lines 47 – 53.

Regarding claims 4 and 5, Kelleher teaches polishing stop layer of silicon nitride in paragraph 70 but fails to mention using aluminum or titanium oxide for the layer.

Application/Control Number: 10/811,351 Page 5

Art Unit: 2891

However, it would have been obvious to one with ordinary skill in the art at the time of the invention to use polishing stop layer of other materials such as aluminum or titanium oxide instead of silicon nitride since cerium oxide is a soft material and because of its high selectivity any material harder than ceria such as aluminum or titanium oxide can be used.

Regarding claim 6, Moise in view of Kelleher <u>fails</u> to teach plasma CVD process for depositing the polishing stop layer.

However, it would have been obvious to one with ordinary skill in the art at the time of the invention to use a low temperature deposition process such as plasma CVD process for the benefit of protecting the electrode and the ferroelectric layer of the capacitors.

Regarding claim 7, Moise teaches insulating layer of HDP silica in paragraph 70.

Regarding claim 8, Moise teaches forming a plurality of conductive patterns directly on upper surfaces of at least one pair of adjacent ones of the plurality of ferroelectric capacitors with reference to Figs 1 and 2.

Allowable Subject Matter

- 7. Claim 9 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
- 8. Claims 10 16 are allowed.

Conclusion

Application/Control Number: 10/811,351 Page 6

Art Unit: 2891

273-8300.

9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Asok K. Sarkar whose telephone number is 571 272

1970. The examiner can normally be reached on Monday - Friday (8 AM- 5 PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, William B. Baumeister can be reached on 571 272 1722. The fax phone number for the organization where this application or proceeding is assigned is 571-

10. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Asok K. Sarkar November 23, 2005

Primary Examiner